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ABSTRACT
The increased use of digital data handling systems and
the consideration of pulse code modulated telemetering sys-
tems have given rise to a widespread interest in the problem
of analog-to-digital conversion. This paper defines the
basic design problems presented by a transistorized, ten-
bit, high speed (100 kc.) converter. Moreover, a feasible
converter which will meet these specifications is described
herein. The paper describes a direct voltage weighting
technique which nrovides greater system accuracy than that
offered by a current summing network, under normal processes
of production. Results of the comparison between weighting
methods lead to further conclusions concerning the accuracy
limits capable of being realized in such converters at the
present time.
The author wishes to express his appreciation to
Professors M, L. Cotton and W. M. Bauer of the U. S. Naval
Postgraduate School and to Mr. W. P. Klemens of the Pacific
Division, Bendix Aviation Corporation for their assistance
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Denotes the ith toggle in the binary register,
where 1 signifies the order of the toggle; for
example, To contains the least significant bit
or 2°, and T9 contains 29 .
Denotes the SET input for T^; that input which
when subjected to a positive trigger will put
the toggle in the positive or "l" state.
Denotes the RESET input for Ti; a positive
trigger applied to this input will place the
toggle in the lower state, "0".
Denotes the Jth digit time in the logic net-
work; a digit time being the time required for
a single comparison step during conversion.
Output of the voltage comparator; this output
occurs when the analog input voltage is less





An increased consideration of digital techniques in such
fields as data handling and processing, switching, automation,
data transmission, and computing has produced a definite need
for the development of analog-to-digltal converters. The
majority of data measuring components (transducers) of the
present time produce an electrical signal which is an analog
representation of the data being measured. In order for such
data to be used subsequently in digital systems, these forms
of information must be converted accurately into digitalized
form.
What has created this interest in digital techniques?
In a data handling process, the accuracy of the data and the
maintenance of that accuracy throughout the span of the pro-
cess are of paramount importance to the user. In a lengthy
system, an analog signal may suffer considerable degradation
as it passes through successive stages of the system, leading
to unacceDtable errors and/or complex calibration processes.
Digital data, in the form of a pulse code for example, may
be processed repeatedly with little or no loss in accuracy.
The digital system is faced with the problem of recognizing
merely the presence or absence of a pulse in a specific
location within a pulse train. This fact means, further,
that a pulse coded signal is more easily detected under
conditions of reduced signal to noise ratio. These advant-
ages do not mean that a pulse code system is a panacea for
all ills experienced in analog systems, nor do they mean
1

that there are no disadvantages to the digital system. A
pulse code system is inherently more complex than its analog
counterpart. For example, in a multi-channel telemetering
aDplicatlon, the accuracy determining components of a PCM
and an FM/FM system are the analog-to-digital converter and
the sub-carrier oscillators, respectively. In the former
all channels of information are passed through a single unit;
thus, the failure of this single ADCON would mean complete
failure of the system. On the other hand, the failure of a
single sub-carrier oscillator would produce failure in one
or, at most* two channels. In like manner, errors produced
In each of these components would result in complete or
partial system inaccuracy, respectively. The examples cited
show that digital techniques offer promise in certain fields,
yet do not imply the abolition of analog systems in all
applications.
The analog-to-dlgltal converter is the key component in
systems whose normal input is an analog signal. The accuracy
of the data in the system is established, essentially, by the
ADCON and the stages which precede it. Succeeding stages
must recognize only a "pulse, no pulse" condition. Thus, it
is appropriate that a glance be taken at the fundamentals of
converter design and the present state of the art.
Although there are electromechanical methods of conver-
sion, the investigation has been restricted to those tech-
niques which are "all electronic" for obvious reasons. There




1. Time encoding; (essentially a time measurement);
also called time-base or sweep-time encoding.
2. Feedback encoding (essentially a voltage corap-
arlson) ; also called voltage-comparison encoding or
encoding by parts.
3. Space encoding (essentially a physical representa-
tion of the code).
A typical time encoding system Is shown In Figure 1.
The two major problems presented by such a system lie in
ensuring the linearity of the sweep and In the speed limita-
tions Imposed by the necessity to count serially. The upper
limit In speed of conversion for a ten-bit system Is about
10,000 conversions per second, based on a flip flop capable
of ten megacycle operation In a counter. The accuracy of
the system Is determined, primarily, by the sweep's linearity.
Advantages offered by this method are circuit simplicity,
construction ease, and the absence of extensive logic circ-
uits. Figure 2 displays the principle of time-base encoding.
The block diagram of Figure 1 shows an N-blt system. Counter
1 is an N 4 1-blt binary counter which is triggered contin-
uously by pulses from the clock. In this example, an extra
bit has been added to the counter in order to allow one-half
of each conversion cycle for recovery of the sweep generator,
read out, and stabilization of all circuits prior to the next
sample. The 2N+lst pulse opens the gate and starts the
sweep. The open gate then allows clock pulses to trigger
M. L. Klein, F. K. Williams, and H . C. Morgan, "Analog-
to-Digltal Conversion", Instruments and Automation
.
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Counter 2, which Is the timing counter. Its count continues
from point (A) to coincidence at point (B) which occurs when
the voltage comparator senses an equality between the analog
input and the sweep amplitude. The gate is closed upon
signal from the comparator, thereby stopping the count of
Counter 2. Thus, It can be seen from Figure 2 that the time
t^ measured in the counter is a direct representation of the
sweep amplitude at coincidence, if the sweep is linear. The
time is in the form of a binary number which can be "read
out" into a digital system. The 2Nth pulse from Counter 1
triggers the delay multivibrator and the read out register
simultaneously; point (C). The delay multivibrator waits
about one-fourth the conversion cycle, then resets all the
toggles in the timing counter, point ( D) , ensuring that the
read out has been completed and that all components will have
time in which to "prepare" for the next conversion.
A typical spatial encoding system is shown in Figure 3.
This example employs a cathode ray tube which scans a binary


















the most direct of the three fundamental techniques discussed.
As in the time encoding system, there are virtually no logic
circuits or matrices needed. By virtue of its inate simpl-
icity it is the fastest method presently available. Using a
monoscope tube, it is possible to achieve conversions speeds
up to ten megacycles with a ten-bit system. In the system
shown, the analog input is applied to the vertical deflect-
ion plates, thus positioning the electron beam vertically in
proportion to the input amplitude. The linear sweep gener-
ator Is anplied to the horizontal deflection plates to sweep
the electron beam across the binary code at the level deter-
mined by the analog input. The code thus scanned is focussed
at the photo cell which passes it to the pulse amplifier.
It is obvious that ambiguities could arise If the electron
beam were positioned vertically on a division between two
codes. This example would be restricted in speed by the
relatively slow response of the photo cell. Moreover, such
a system would be used normally with relatively high level
inputs.
A functional block diagram of a basic feedback encoder
is shown in Figure 4. Although it is the least developed of
the techniques, it appears to hold considerable promise.
Perhaps one reason for its lag in development lies In the
fact that it involves more complex circuitry by nature. The
increased complexity results from the extensive logic and
switching circuits required of the method. The current speed






















Basic Feedback Encoding System
Figure 4

per second. A system of this type employs a digital-to-
analog converter ( DACON) to produce a feedback analog signal
which can be compared with the unknown analog input. If the
comparison were accomplished in single digit steps until
equality occurred between the two signals, the operation
would be that of a time encoder. By the use of an iterative
scheme of successive approximations, the comparison may be
accomplished in a number of steps equal to N, the number of
bits in the system. Thus, the sneed of conversion can be
Improved by an order of magnitude. N comparisons will always
produce a number in the binary register which is within the
least significant bit of the input amolitude. The weighting
network Is designed such that when the register is filled,
(1. e., 1111111111) the feedback analog in at the maximum
value of expected input swing. The first comparison is made
with the register set to 1000000000, or one-half full scale.
If the input is greater than the feedback signal, the toggle
containing the most significant bit (Tg) remains "set". If
the input is less than the feedback signal, this toggle must
be "reset". The next toggle (Tg) is always "set", to produce
either 1100000000 or 0100000000, dependent upon the state of
Tg as determined by the previous comparison. This process
continues through each of the toggles in the register until
all the bits have been samnled, N steps. The register then
contains a binary number which is within 1/2 of the input
signal. The logic consists of a clock whose frequency is l/N
times the conversion frequency, a counter to produce the
8

digit times, and the decision circuits necessary to control
the state of the toggles in the register. Since the next
toggle in line is always "set" at the commencement of each
comparison step, and since action on the preceding toggle
need be taken only when the input is less than the feedback
signal, the logic circuitry will be standard, fast logic.
Table I lists some analog-to-digltal converters which
are available at the present time:
TABLE I
Name Manufacturer Characteristics
DATRAC Epsco, Inc. 10-bit; 50 kc. [14]
ADAR Radiation, Inc. 3-blt
;
24 kc. (?]
IDIOT II Rocketdyne Div., 10-bit; 100 kc. fi.4]
North American
Aviation Corp.
Rea-converter J. B. Rea Co. 12-blt; 100 kc. Jj.4]
Experimental Herring, Lamb 10-bit; 100 kc, [V]
- - - - Hoover Electronics 11-blt; 45 kc. |5,6j
- - - - Ramo-Wooldridge 9-bit; 8.3 kc. Ill]
Corp.
Packard-Bell 14-bit; 50 kc.
These ADCONs represent a large portion of the spectrum
of present day converters which emoloy the feedback method.
The Rea-converter is a large device employing vacuum tubes
and possessing high power requirements. The Ramo-Wooldridge
unit, on the other hand, is a small transistorized unit which
requires about 20 watts of power.

2. ANALOG-TO- DIGITAL CONVERTER DESIGN CONSIDERATIONS.
The objective of this investigation is to study the
design features of a low power, high speed analog-to-dlgital
converter for possible applications in PCM telemetering sys-
tems and in receivers which employ correlation techniques.
The specifications for such a converter are:
Resolution 10-bits { ,lt)
.
Conversion speed 100 kc.
Input level 0-5 volts.
Power 15-20 watts.
The feedback encoding method has been chosen for the
converter, as it is the only means by which all of the listed
specifications can be achieved in a single unit. The time-
base technique can be disqualified immediately due to its
limitations in speed. The inherent simplicity of a cathode
ray tube spatial system may be lost due to a need for special
codes to avoid ambiguity when the electron beam is positioned
on the border of two separate levels. The cathode ray tube
Implies a high level system, displays poor stability under
severe environmental conditions such as might be expected in
a missile telemeter, and requires more power than that listed
in the specifications. A feedback system emoloying semi-
conductors promises to fulfill all the specifications and,
ultimately, the stability criteria of a missile application.
The converters listed in Table I of the preceding section
possess all of the specifications collectively, but no single
unit can claim all of them. Thus, the ADCON under study can
10

fill a gap existing in the present spectrum of converters,
if the unit is feasible.
There are two major problems confronting the designer
of such a converter at first glance. The first is that of
designing an accurate weighting network which will produce
binary increments of analog information while being switched
at speeds of about one megacycle. This problem divides
itself, further, into a search for an optimum network of
weighted resistors and a search for fast, accurate switches.
The second major problem is one of finding a transistorized
voltage comparator, which will be sensitive to a difference
input of five millivolts and will produce an output capable
of performing logic in the succeeding stage under such an
Input condition. The logic circuitry will be fast, standard
logic requiring no advance in the state of the art. The bi-
stable multivibrator to be used in the binary register and
in the counter must be capable of high speed operation, but
the switching speed required is well below the upper limit
of present semiconductors. The investigation is divided into
five broad phases:
a. Design of a basic bistable multivibrator to operate
at speeds up to two megacycles.
b. Investigation and design of a binary weighting net-
work and its associated switches, which, in combination
with a ten-bit register, will constitute the digital-
to-analog conversion unit of the system.
11

c. Design of a voltage comparator sensitive to five
millivolts input.
d. Design of the logic network.
e. Marriage of these components into a complete "pilot"
system.
This paper is devoted almost exclusively to phases a
and b, which have been completed successfully. Minor design
refinements to an existing voltage comparator will complete
phase c, and the testing of the straight-forward logic net-
work will complete phase d. The final phase will entail
extensive tests of the system, during which time the prob-
lems of packaging and environmental stability must be con-
sidered in the light of the individual's specific task for
the unit. The variables in the final phase are of such an
individual nature that this paper has been confined to the
study of the first four phases only.
12

3. BASIC BI STAPLE MULTIVIBRATOR
A bistable multivibrator is required for use in the
binary register and in the counter of the logic network.
There are ten comparison steps to be made during each con-
version cycle and, possibly, two additional steps to allow
for a synchronizing signal and a "read out" command. With
allowances for variations in the logic requirements, each
flip flop should be capable of switching at speeds up to two
megacycles.
There are two considerations to be made in selecting
the appropriate transistor for the multivibrator:
a. The transistor must possess a frequency response
which is considerably greater than the switching speed
desired of the circuit.
b. The transistor must be capable of producing a
relatively large output swing, which can conceivably
control the switches in the weighting network.
Silicon switching transistors capable of speeds as high
as 300 megacycles are presently available. An example is the
2N501 which is produced by the Lansdale Division of Philco.
This device achieves its high speed through the fact that
low level supply voltages are used, thereby limiting the
output swing to less than three volts. This class of tran-
sistor Is relatively expensive even in large lot purchases.
A Germanium transistor, the RCA 2N247 Drift Transistor
possesses a high alpha cut-off frequency, and although not
designed for specific use in switching applications, it has
13

been used in some multivibrator designs. It has the advant-
age that it is normally used with larger voltage supplies
than the Silicon switching transistors and is capable of
producing correspondingly larger output swings. Its cost is
approximately one-sixth that of the typical high speed Sili-
con switching transistor. On the basis of these facts, the
2N247 was chosen for the initial design.
The steps leading to the final design, which is shown
in Figure 5, are described in Appendix A. The final circuit
is a non- saturating, set-reset bistable multivibrator which
employs two additional transistors as emitter followers In
the collector circuits of the switching transistors. These
emitter followers accomplish two functions:
a. Improve the shane of the output pulse.
b. Act as buffers against loading by succeeding stages.
The diodes placed between the base and emitter of each of the
switching elements prevent exceeding the maximum dc voltage
rating from base-emitter (1 volt). The emitter followers
have been collector-biased in such a manner that they will
always be in the high frequency response region of their
characteristics. As the collector bias drops below a value
of about three volts, the alpha cut-off frequency also falls
markedly. A sketch of the waveform produced by the toggle
Is shown in Figure 5. A 1.5 volt trigger is sufficient to
change the state of the flip flop, when applied to the base
of the switching transistor. Distortion begins when the
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transistor "Beta" by design; so no selection process Is
necessary In the production of the multivibrator. The pulae
at the output has been observed at switching frequencies
ranging from one megacycle to one kilocycles with no change
observed In outDut waveforms. When left In a given state
overnight, output levels showed no noticeable deviation.
Each flip flop requires 334 milliwatts of power. This fact
means that the ten-bit register will require 3.34 watts.
16

4. BINARY WEIGHTING NETWORK PRINCIPLES
The binary weighting network is a collection of resis-
tors whose function it is to produce an analog representa-
tion of the binary number which is stored in the register
at that moment. Its output will be in the form of either a
weighted voltage or current. In a ten-bit system the network
must be capable of providing 1024 discrete levels of analog
Information to correspond to the numbers possible in the
register. The use of a binary numbering system suggests the
possibility of using ten weighted resistors, each of which
can be in one of two available states as controlled by a
specific toggle.
Such a network is realizable by summing incremental
currents at a single node. These increments may be produced
either by supplying weighted reference voltages to ten paral-
lel branches containing resistors of equal value, or by
supplying a single reference voltage to ten parallel paths
containing weighted resistors. The latter case is shown in
Figure 6. This arrangement would produce increments of
Vref- '— V —. —
r ---, 512R io-




current which were binary weighted in those branches which
were switched to the voltage supply. I equals the sum of
all branch currents flowing into the summing node at a given
time. It is obvious that increments of current equal to
1/2, 1/4, to 1/1024 will be produced in paths 9, 8, to 0,
respectively. The fractions are with respect to unity; that
is, when all increments of current are flowing into the sum-
ming node. The two current summing techniques are widely
used in present ADCONs. Packard-Bell refers to its weight-
ing network as a "Voltage Divider", but the actual operation
of the network is not available, apparently for proprietary
reasons.
The fact that the current summing technique is employed
so widely and that no voltage weighting technique is discus-
sed as such in the literature led to an Initial consideration
of a voltage network. A voltage divider consisting of resis-
tors in series is out of the question, since it would need
1024 elements and an excessive number of switches in the
ten-bit system. If this were the only way of realizing such
a, network, the current summing method could accomplish the
same objective much more economically and practically. An
article[l8] suggesting an arrangement for switching resistors
in a manner to produce a decimally weighted voltage output
led to the voltage divider arrangement shown in Figure 7.
Herein lies a realizable voltage weighting network which
uses ten resistors and ten switches, and which possesses
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60 1 r 512
61 2 rl 256
62 4 r2 128
83 8 r 3 64
64 16 r4 32
65 32 r5 16
66 64 r6 8
67 128 r7 4
68 256 r8 2
69 512 r9 1
Ex: In (b), gg & g£ are in G2 .
Binary number = 1001000000
29 +26 = 512+64 = 576.
G2 = g9+g6 - 512+64 = 576
Gl+ G2 = 1023





earlier. A comparison of the two techniques is made in Sec-
tion 6 of this rianer, In calculations for the network of
Figure 7, relative values of conductance have been used,
because of their values are additive for parallel combina-
tions such as this. The resistors (conductances) are switch-
ed between ground and a reference voltage equal to 1023/1024
of the full value which the system will accept. By control-
ling each switch with the aonronriate toggle, a directly
weighted voltage output can be produced. The reason for the
annarent discrepancy of the reference voltage lies in the
fact that the ten-bit register, when filled, can never exceed




The functional diagram of the divider arrangement which
was shown in Figure 7(b) depicts ten switches, each of whose
action is that of a double-throw, double-pole switch. The
position of each switch is dependent upon the state of the
specific toggle with which the resistor is associated. It
is the switch which enables each resistor to be placed in
either G-j_ or Gg of the parallel arrangement of elements.
Essentially, the switch consists of two transmission gates;
on one side the reference voltage must be passed with mini-
mum loss to the switch point of the element, and on the other
side a dc ground potential must be passed to that same switch
point. The action of the two gates as a single switch must
be such that when one gate is open, the other gate must be
closed, thereby Isolating the switch point from the undeslred
potential. The most desirable method of controlling the
action of the switch is with a single source; 1. e., one of
the outputs of the preceding toggle.
Diode gates are desirable in this application because
of their unilateral and passive characteristics. If the
"perfect diode" were a reality, a two-diode switch such as
that shown 'in Figure 8 would be Ideal. With the control
voltage at its high level, Dl would be forward-biased and D2
would be back-biased, presenting a shorted path from the
reference voltage to the switch point and an oren circuit
between the switch point and ground, respectively. With the
control voltage in the opposite state the diode biases would
21

be reversed. However, the perfect diode does not exist in
fact, and the ."5 to .5 volt drop which exists across the
forward-biased diode Introduces an unacceptable error in a





Ideal two-diode switch using "perfect diodes".
Figure 9
In consideration of the transmission gate design,
it is found that two criteria must be met; first, the volt-
ages must be passed without errors being introduced by the
gate itself, and second, the gate must be capable of feat
in an interval time which Is dictated by the specified con-
version speed of the system. These criteria cannot be
treated independently , as the improvement of one tends to
degrade the other, [l, 10, 16, 19] Basically, the accuracy of
the gate can be improved by increasing the number of diodes
employed in the gate. This improvement is accomplished by
the fact that multiple paths are provided by the additional
diodes, and that two forward-biased diodes tend to compen-
sate for each other's forward voltage drop. This concept is
enhanced by the realization that the diodes display a fairly
constant forward drop over a range of current values. Fund-
amentally, the increase in diodes tends to degrade the speed
in which the gate will accomplish its switching action. The
22

recovery time of a diode switch is based upon the RC time
constant which is a function of the capacitance introduced
into the circuit by the diode and of the equivalent resis-
tance of the circuit. Thus, the addition of parallel diode
branches increases the total capacitance of the circuit with
no accompanying reduction in the equivalent resistance of
the circuit. In the final switch, the realization of both
accuracy and speed becomes a compromise.
Two circuits which will perform the desired switching
functions are shown in Figures 9 and 10. The first is a
functional four-diode switch which consists of two two-diode
transmission gates. There is some compensation for the for-
ward drops with the use of the additional diodes, but it is
extremely conditional upon the matching of diodes and the
value of Rs . The resistor, R8 , serves the twofold function
of compensation and of furnishing a continuous path to ground
for the reference voltage supply. Although the switch is
capable of performing the task, its accuracy is critical of
the control voltage levels. »Ylth R g fixed slight changes in
the control voltage produce excessive errors in the weighted
voltage output. This discrepancy can be corrected by design-
ing the toggle in such a manner that its stability will per-
mit the use of this switch, but it is more desirable to use
a switch which possesses the stability over a range of control
voltage variations. Moreover, the control voltage required
by this switch is of a large swing. With the toggle design
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in order to raise the outputs from the register sufficiently
to control the switch. The addition of ton active elements
would increase power requirements and reduce system reliab-
ility. Figure 11 shows the waveforms in the switch and the
weighting network for the four-diode circuit, using a square
wave generator as the control source.
The other successful switch (Fig. 10) employs eight
diodes in the two transmission gates and two diodes in the
control input paths to the gates. This switch was designed
originally by two British engineers [4] for use in an exper-
imental system employing a current summing network. The dis-
advantages in the four-diode circuit are not found in this
unit. The waveforms in Figure 12 show an improved speed of
response and prove that it will perform its function with
the toggle directly counled to the control point of the
switch. In the test circuit, no matching of the 1N625 diodes
was attempted, and the switch was found to be stable under
conditions of minor variations of the toggle output. In the
single unit tested, errors in the switch were less than .2%,







6. COMPARISON OF CURRENT SUMMING AND VOLTAGE WEIGHTING
TECHNIQUES
In Section b, the basic concepts of the weighting net-
work were discussed in terms of a current summing and a
voltage technique. For purposes of comparison, the current
summing network which was shown in Figure 6 will be used, as
the resistance values for its weighting elements are chosen
in the same manner as those for the voltage network. In the
two examples, the equivalent circuit for the weighting net







'4 i J U-. ,, - X
Weighting network equivalent circuit.
Figure 13
The nature of the switch employed in the unit is not
relevant, since it will be the same switch for either method,
normally. R3/N is the parallel combination of resistors seen
by the reference voltage at all times, where R3 is the resis-
tance so labelled In Figures 9 and 10 and N is the number of
bits in the system. G2 and G]_ are the two combinations of
weighting elements described In the voltage divider of Fig-
ure 7. The value of Rg must be chosen such that R8/N Is much
less than the smallest value of resistance expected in the
G2 branch of the equivalent circuit. This requirement is
necessary in order that VrQ f will "see" an essentially
29

constant impedance under all conditions, thus making it a
"virtual" constant voltage source. In this system, R8/N is
equal to 150 ohms.
If the voltage comparator presents a low lnout impedance
to the output of the weighting network, the network acts as
a current summing system. It can be seen that if the input
Impedance to the succeeding stage is sufficiently low, com-
ared to the impedance of the G]_ path, the latter path may be
eliminated from the equivalent circuit. The path through £9
becomes a network of ten possible parallel branches which
"divide" the total current into ten binary weighted incre-
ments of current. If, on the other hand, the input to the
succeeding stage is high impedance compared to that of the
&1 path, essentially all the current through the Gg oath is
also flowing through the Q\ path. In this Instance, the
system acts as a voltage divider. The voltage comparator
can be designed to present either a high or low input imped-
ance to the stage preceding it, so it is expedient to con-
sider all the aspects of each system prior to selecting one
in favor of the other.
The four-diode gate shown in Figure 14 can be used with
a current weighting network but not with a voltage network.
As pictured, a resistance is added to the value of the
weighting resistor in the case when the switch point is in
"ground" position. Such an addition is permissible in the
current system, since the weighting resistor so switched is
no longer in the circuit, to all intents and purposes. In
30

the voltage system, the weighting resistor is always a part
of the circuit, and any additional resistance will produce
unacceptable inaccuracies. In order to ensure a precise
current, very careful selection processes and/or the use of
trimmers will be a necessity.
Control
Voltage
Four-diode gate for current system [9] •
Figure 14
The number of components required and the reliability
of either weighting technique are similar. Input and output
impedances of the network are identical . From Figure 13 it
is obvious that the output admittance is always equal to the
sum of the g's, or 1023(g ) in the ten-bit system. The input
impedance presented to Vre ^ is essentially constant and equal
to Rg/N. Inaccuracies due directly to the switch or voltage
supply are the same in either weighting method.
It may be well at this time to discuss the difference
between "resolution" and "accuracy". Most contemporary art-
icles concerned with ADCOMa use the two words as synonyms.
Resolution is a function of the number of bits in the system:
for example, in a ten-bit system, the full scale to be
measured may be divided into 1024 discrete portions ( ,1%) .
Theoretically, resolution may be improved indefinitely by
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simply adding more bits. To lmnly .1% accuracy in a ten-bit
system is tantamount to ensuring that all errors due to Vre f,
switches, and weighting elements are considerably below .1%
under the worst possible conditions. As the discussion oro-
gresses, it will become anparent that a practical limit of
accuracy is reached at about ,1%, It is considered that
claims of 14-bit "accuracy" ( .006^) may be described as a
"gilding of the lily" and Impractical in the present state of
•the art.
The main basis for comparison between the two methods
is the consideration of errors to be expected in the weight-
ing network as a result of errors in the weighting resistors
only. Appendix B contains the supporting calculations for
this comnarison.
The current from the network at any instant is equal to
"Vref x &2 (Fig. 13). In this comnarison, the precision of
the resistors will be chosen to be compatible with that pre-
sently obtainable, and considerations will be made on the
assumption of random selection of components from a given lot.
On this basis, errors will be assumed to be those expected
when all components are at the limits of their respective
precision. In the current technique, trie errors in each
element are additive, as the process itself is a summing
operation. Assuming that all of the resistors were »\% pre-
cise, the total error of the system increases linearly, until
it reaches .it when the register is filled. Thus, a designer
could not insure ,\% accuracy without using a selection
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program in tine production process. For inputs of values
near full scale, the ,1% resolution offered by the use of
ten bits would have be in exhausted in .1% component error
alone. The current error term is:
Vpef(E2>.
The error term in the voltage technique is:
Vref [E2( I-G2AH) - E 1 (G2/Gt)J. ( a Qe Appendix 3)
where S2 and E\ are the total errors in G2 &nd G-i , respect-
ively, and G^ - G1+G2. Whereas the current errors increase
as the register fills, the error term for the voltage case
is such that the coefficients of E]_ and E2 change Inversely
as their multipliers. This fact means that the steady rise
experienced by the current errors is compensated to a degree
in the voltage method. Figures 15-19, at the end of this
section, show plots of the maximum errors to be expected in
each technique. From the curves, it can be seen that the
voltage errors are considerably less than the current errors
over a large portion of the operating range.
Case I is the "ideal" case, wherein all the resistors
used are of .it precision. Such an examnle may not be prac-
tical due to the expense and the difficulty of procuring
,\% resistors whose values exceed 2M. Fortunately, the high-
est valued comnonents in the network require the least pre-
cision. Case II embodies a relaxation of the precision
requirements for several of the large value elements. These
changes are tabulated in the appendix. Figure 16 shows that
the voltage errors are much less than those for the current
3?

network in this case. Actually, the current errors exceed
,\% over a considerable part of the full range.
Nor-nally, even random selection of components would not
produce the situation of these maximum errors, but a manu-
facturer cannot claim a greater accuracy unless selection
is used to ensure the requisite maximum error to be expected.
Regardless of the complexities chosen for the production of
the unit, the results show that under identical circumstances
greater accuracy can be achieved with the voltage technique.
This system has been designed for low level Inputs, and
It has beon found that accurate voltage increments can be
nroduced at low levels. Using a VrQ f of five volts, as in
the designed system, the current network would produce a
least increment of current of about one microampere. In a
ten-bit system, the values for the weighting resistors cannot
be reduced below those selected for this system without Jeo-
nardizlng the maintenance of the "constant" voltage source
for Vre f. Larger currents could be realized by Increasing
Vre f, but such a course of action would increase the power
requirements of the system and eliminate the existing cap-
ability of direct coupling the toggles to the switches. The
weighting network and switches designed herein require a
maximum of .78 watts of power; the DACON will require about
four watts maximum. Thus, it is considered that the voltage
weighting technique is sunerior In terms of accuracy and in
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7. VOLTAGE COMPARATOR AND LOGIC NETWORK
Earlier, it was stated that a voltage comparator exist-
ed which possessed the sensitivity required of the specified
converter. Figure 20 contains the schematic of an error
amplifier incorporated in a converter designed by Radiation
Incorporated [9] . It is a transistorized difference ampli-
fier whose stated sensitivity of plus or minus five milli-
volts is precisely that required of a ten-bit, five volt sys-
tem. This circuit can be redesigned to present a high input
Impedance to the weighting network, yet retain its sensitiv-
ity and stability.
The logic network is straightforward, consisting of a
one megacycle clock, a ring counter, and ten AND gates. The
stens required of the logic are as follows:
Steo 1: Set T9; reset T^-T . (Di=Ag, 3Q ,B7 ,- - BQ )
Sten 2: If V"in less than V fdblo reset T9 . (Z« 02=89)
Set Tq. (D2=Ag)
Steps 3-10: same as Step 2, treating successive toggles
in order.
Figure 21 shows a portion of the logic circuitry, which
will be duplicated for each toggle. The logic required for
"readout" has not been included, as this will vary in accord-
ance with the demands of the system in which the converter
may be used. In order to accomplish "readout" an additional
digit time will be required; for serial "readout" all but the
least significant bit will have been read out in ten digit










"readout" the entire register may be read out in a single
additional digit time. The time shared serial "readout"
may be accomplished as follows: T9 during D2 , T B during D3,
and so on until T during the added D^.
Ring Counter





An analog-to-digital converter which meeta the specif-
ications established at the outset of this investigation is
feasible at this time. Due to its inherent low power demands
and to the use of a minimum number of active components, it
is capable of being packaged in a size compatible with tele-
metering applications in airborne vehicles. Its accuracy
approaches the precision suggested by the 1/1024 resolution
of the ten-bit system. Although its speed of conversion is
not at the limit of capability for a feedback encoder, it
approaches that limit while using "on the shelf" components.
The use of the voltage weighting network ensures higher
degrees of accuracy than those which can be expected of a
current summing network under similar circumstances of pro-
duction and design. The voltage technique lends itself to
greater ease of design for systems in which low level inputs
are expected. However, even with the improvement in accuracy
afforded by a voltage weighting network, it is considered
that this system represents the practical limit of accuracy
which can be expected from feedback encoders at this time.
For example, a 14-bit system offers .006$ resolution, but in
order to achieve this degree of accuracy, the designer must
incorporate a reference voltage supply whose regulation is
better than six parts in one hundred thousand, assuming
no errors in the switches or the weighting resistors. From
the results shown in the curves of Section 6 and on the
basis of a realistic production process, attempts to
43

achieve greater system accuracies than .1% are impractical
with the components presently available.
Discussion of the converter has not included the samp-
ling problem at the input, the voltage supply problem, nor
the environmental stability problem. The assumption is that
these problems have been solved independently or will be
solved in the near future. The high conversion speed of
this system will necessitate the incorporation of an elect-
ronic commutator; a design nroblem which is being widely
investigated at the present time.
It is recommended that the components described herein
be assembled and tested as a system, and that the sampling
problem as it anplies to this system be studied further.
The realization of an ADCON such as this unit can mean the
ultimate achievement of "real time" telemetering systems and
correlators in the immediate future.
Figure 22 shows a more detailed block diagram of the
feedback converter, after filling the blocks originally
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The reasons for selecting the 2N247 Drift Transistor
have been given in Section 3. The initial choice for Vcc
was -24 volts in order to allow a safety margin with res-
pect to the maximum of -35 volts specified by RCA. Vbb is
chosen to be at ground potential in order to reduce the, num-
ber of power supplies needed in tests of the circuit. All
Initial calculations are made as if the transistor were NPN
in order to simplify the calculations of branch currents
at nodes in the circuit. When using a PNP transistor, as
in this circuit, all values of voltage supply are simply
changed in sign.
'Due to the excessive storage time of the 2N247, the
circuit is designed as a non-saturating multivibrator. The
collector-base potential must not go below six volts. It is
desirable to keep the value of Rl as low as possible in order
to optimize the rise time of the output pulse. A current of
five milliamperes will provide a large swing with the low
value of Rl. The design philosophy is to use a common emit-
ter resistor for both switching transistors to keep the pot-
ential at both emitters constant for both states of the cir-
cuit. The emitter followers are inserted for the reasons
given in Section 3. Rl if5 chosen to be 1.5K initially. The





I-j-, - Base current
Vq = collector-ground potential
VB — base-ground potential
I e = Emitter current Vg - emitter- ground potential
Ic x RL ~ voltage drop across Rl of "on" transistor.
5xl0" 5X1.5xl03 = 7.5 volts
Vcon = V cc -(I c xRL ) = 24-7.5 = 16.5 volts.
t 24 v
J r The circuit may be considered
SL ^L< without the emitter followers, as
shown, because V£=Vb = Vc of the
switching transistor.
'off
23v »^ Q ^ D _ ^^1^.5v Current equal to 3 nia. is
chosen for Ri+R2 Path from "off"
collector.
Rl+R2=23/3xlcr3 - 7.67K
1^2 * 9 negligible.
Let VB2 = 3 volts. (R2/Ri+R2 )23 v = 3 v. R2 = 3x7.67K/23= IK
Rl -7.67K-1K = 6.67K
Select RMA values of 6.8K and IK for Rl and R2 , respectively,
VB -23(1/7.3) = 2.95 volts. VE Hc*vB = .95 x 2.95 =2.7 volts
Ie - Ic - 5 ^a. Re =Ve/Iq = 540 ohms. Use 56on_RMA.
Due to the fact that Rg is a common resistor to both
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emitters and that Vg will remain constant, essentially,
I Q will be maintained at 5 ma. and will keep I c constant
at about the same value. Check to see if T\ is cut off:
VB1 = (1/7.8)16.5= 2.11 volts
Vb-E = 2.11-2.7 - -.59 volts. Ti is cut off.
The characteristics of the 2N247 allow a maximum of
-1 volt dc base-emitter voltage; thus, the diodes were in-
serted from base to emitter of each switching transistor
as a safety measure to protect the Junction.
The maximum collector dissipation in this circuit was
65 milliwatts which exceeded the maximum rating of the 2N247;
RL and R^ were increased by the same proportion to 3.3K and
1.3K, respectively, in order to reduce I c and maintain all
voltages throughout the circuit at their original values.
The output remained essentially the same, and the dissipation
was reduced to a satisfactory value. Maximum collector
dissipation for the 2N247 is:
80 mw 25° C
50 mw 50° C
35 mw 70° C
The value of the collector voltage supply was increased
to -31 volts in order to achieve the final output swing of
about nine volts. Vcc , V^, and Ve f were changed by the
same amount to those given in Figure 5 in order to shift the
output in such a way as to have one level on either side of






Figures 15-19 are the graphical results of the errors
which are tabulated in this appendix. Two cases have been
used in the comparison:
Case 1 5 all weighting resistors are of .1% nrecislon.
Case II; the same as Case I except for the following:
r-j, it; r2-ro, 5^ nrecision.




I = G2xVref v =(C2/Gt )Vref G2 q2
r E 2( 1-7T7)-Ei( qT) -
I = Vref(GP+E 2 ) v = Vref [( G2/G t ) + — —
G t +E 1+E 2 J
Error term - E?. Error term - E 2 ( 1-G2/G^ )-'_]_( G2/G^) .
Note
:
ej,: error in g^ or r^-precision x gj_ or r_ ; 1-0,1,' '"•9.
Ei : sura of e's for elements which constitute G\.
E 2 : sum of e's for elements which constitute G2 .
'Gt : Gi+G2 .
Maximum error for current technique occurs when all e's
are at limit of precision and are of the same sign.
Maximum error for the voltage technique occurs when all
e's are at the limit of precision and Ei differs in sign from
E 2 to make the numerator of the error term a maximum.
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S9 512 .1 .1 .512 .512 10K
S3 256 .1 .1 .256 .256 . 20K
87 123 .1 .1 .128 .128 40K
86 64 .1 .1 .064 .064 30K
65 32 .1 .1 .032 .032 160K
64 16 .1 .1 .016 .016 320K
63 8 .1 1.0 .008 .080 640K
82 4 .1 5.0 .004 .200 1.23M
61 2 .1 5.0 .002 .100 2.56M
60 1
L . .
.1 5.0 .001 .050 5.12M







E2 Voltage Error Term
E?(l-G?/G+.)4E-|(G?/Gt.)
0111110100 500 .439 .696 .696(
.
511)4. 742( .489)=. 717
0111110101 501 .490 .746 .746( .510)+.692( .490)=. 720
0111110110 502 .491 .796 .796( .509)+.642( .491)=. 721
0111110111 503 .492 .346 .846(
.
503)4. 592( .492)^.710
0111111000 504 .493 .576 .576( .507)f .362( .493)=. 717
0111111001 505 .494 .626 .626( .506)f .312( .494)=. 717
0111111010 506 .4Q5 .676 .676( .505)+ .762( .495)=. 719
0111111011 507 .496 .726 .726( .504)f .712( .496)^.720
0111111100 508 .497 .776 .776( .503)f .662( .497)=. 719
0111111101 509 .498 .826 .826( ,502)f .612( .498)^.720
0111111110 510 .499 .876 .876( ,501)f .562( .499)=. 720
0111111111 511 .500 .926 .926( .500)f .512( .500)=. 719
52







Case I Case II Case I Case II
1 .001 .050 .002 .051
3 .003 .150 .006 .154
7 .007 .350 .014 .353
15 .015 .430 .030 .435
31 .031 .446 .062 .462
63 .063 .473 .126 .508
127 .127 .542 .224 .586
255 .255 .670 .384 .696
511 .511 .926 .511 .719
767 .767 1.182 .384 .6Q6
895 .895 1.310 .224 .536
959 .959 1.374 .126 .508
991 .991 1.406 .062 .462
1007 1.007 1.422 .030 .435
1015 1.015 1.358 .014 .353
1019 1.019 1.233 .006 .154
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